Q.P. Code: 16EC431

Reg. No:

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR

(AUTONOMOUS)

B.Tech IV Year I Semester Supplementary Examinations November-2020 VLSI DESIGN

		VLSI DESIGN	
		(Electronics & Communication Engineering)	
Tim	e: 3	3 hours Max. I	Marks: 60
		(Answer all Five Units $5 \times 12 = 60$ Marks)	
		UNIT-I	
1	a	With neat diagrams, explain the different steps in n-well fabrication of CMOS	5 7. 6
		transistor.	7M
	b	State why NMOS technology is preferred more than PMOS technology.	5M
_		OR	
2		With neat diagrams, discuss nMOS fabrication process steps.	6M
	b	Mention the differences between CMOS and BiCMOS technologies.	6M
•		UNIT-II	0.1
3		Explain design rules for wires and MOS transistors.	6M
	D	Explain how the p-MOS transistor forms in lambda-based design rules. OR	6M
4	a	Draw the stick diagram for the following using CMOS logic.	
-	•	(i) $Y=(A+B+C)^{I}$ (ii) 2-input Nand gate	6M
	b	Discuss the different contact cuts with an example to each.	6M
		UNIT-III	
5	a	Write short notes on	
		(i) Domino CMOS logic.	6M
		(ii) Floor planning.	0.5
	b	Explain in detail about DCV logic. OR	6M
6	9	Explain	
U	а	(i) Power delay estimation.	6M
		(ii) Pass transistors and transmission gate.	01/1
	b	Explain how the clock and power distributions employed in VLSI design circuits	6M
		with diagrams.	UIVI
		UNIT-IV	
7		List the advantages of Zero/one detector.	5M
	b	Draw and explain the shifter implemented by using full adder.	7M
8	•	OR Write a grahitecture for a 4 hit Counter in sub circuit design	6M
o	a h	Write a architecture for a 4- bit Counter in sub circuit design. Explain the 6 transistor Static memory cell.	6M 6M
	U	UNIT-V	UIVI
9	9	Discuss the merits of FPGA over other architectures.	6M
,		Explain the stuck at 1 and stuck 0 faults with suitable diagrams.	6M
	~	OR	UI,I
10	a	What is the need for testing? Explain about Fault simulation.	6M
	b	Discuss in details about CPLD structure and explain each block.	6M